Programming/Verilog(A)/SVerilog
Verilog Port Mapping 쉽게 하기
stluck
2009. 6. 18. 12:59
\(\(input\|output\)\s*[\[\]0-9 :]*\s*\)\(a-zA-Z0-9_,]]\)*
